Design and Performance Analysis of 7-Level Diode Clamped Multilevel Inverter using Modified SVPWM Techniques Article in Press

In this paper, a 7-level Diode Clamped Multilevel Inverter (DCMLI) is simulated with three different carrier PWM techniques. Here, carrier based Sinusoidal Pulse Width Modulation (SPWM), Third Harmonic Injected Pulse Width Modulation (THIPWM) and Modified Carrier-Based Space Vector Pulse Width Modulation (SVPWM) are used as modulation strategies. These modulation strategies include Phase Disposition Technique (PD), Phase Opposition Disposition Technique (POD), and Alternate Phase Opposition Disposition Technique (APOD). In all the modulation strategies triangular carrier and trapezoidal triangular carrier signlas are compared with refrence signal and control pulses are generated. The detailed analysis of the results has been presented and compared with experimental results in terms of fundamental component of output voltage and % of THD.