جستجوی مقالات مرتبط با کلیدواژه « Mismatching transistor » در نشریات گروه « برق »

Performance of the current steering digital to analog converters are limited by transistors channel width and length mismatches and their Threshold and Early voltage variations due to fabrication process errors. Although there are several ways to reduce errors due to element mismatches, however these errors cannot be completely eliminated. In this paper, Distributed MOS Transistor Technique is utilized which facilitates Dynamic Element Matching implementation capability in Binary Digital to Analog Converter. The proposed technique reduces the errors due to element mismatches and also load voltage variations needless of high power consumption and complex circuitry. This technique operates based on random selection of unit current blocks among specific number of available current units. To make the generated code as random as possible, a random code generator, full adder and 4*16 decoder have been used. This technique is realized in a 10-bit digital to analog converter with 180 nm CMOS technology. The LSB current is 500nA and supply voltage is 1.8v and the power consumption of this converter is 14.6 mW and SFDR of DAC is achieved 60.27 dB based on simulation result with Cadence Spectre software.